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Abstract- In AC motor drives, the fixed-frequencies harmonic 
components of output voltage and current from the inverter with 
fixed frequency pulse width modulation (FFPWM) usually lead 
to electromagnetic interference (EMI). The spread spectrum 
clock generation (SSCG) is a widely used solution of this problem. 
Adjusting the switching frequency to reduce EMI is one kind of 
practicable scheme among SSCG methods. How to design an 
optimal or suitable modulation profile is a research emphasis of 
scholars and has been discussed in depth in many literatures. 
However, apart from modulation profile, the mode and quality of 
carrier are also important and can be improved. In most 
frequency modulation methods, due to the limitation of the 
conventional carrier generation mode, the implementation of the 
new frequency instruction has to wait to the termination of the 
last switching period. In order to eliminate the waiting state and 
design a simpler algorithm, this paper has proposed a wait-free 
phase-continuous carrier frequency modulation strategy 
(WPCFM) by combining the direct digital frequency synthesizer 
(DDS) theory and proper temporal planning of control 
interruptions. Besides, theoretical analysis of WPCFM including 
quantization error, frequency jitter, phase delay and voltage 
distortion have been finished. Moreover, compared with 
conventional methods, a more convenient, feasible and simpler 
field-programmable gate array (FPGA) based algorithm 
implementation method and the control structure of WPCFM are 
also introduced. Analysis shows that, although WPCFM causes a 
slight increase of the current ripple, it can solve the partial 
frequency nonuniform distribution problem of conventional 
method and it has potential value of applications in the wide 
band gap (WBG) motor drive systems. The effectiveness of the 
WPCFM is verified by several sets of EMI reduction experiments 
where classical periodic carrier frequency modulations are 
applied.1 
 
Index Terms—Direct digital frequency synthesizer, spread 
spectrum frequency modulation, EMI, motor drive, FPGA. 
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NOMENCLATURE 
N            Register bit. 
M           Counting threshold. 
n             Step number.    
K            DDS step length. 
R            Steps to complete each period. 
P            Phase delay.   
UE, UR   Expected and actual average voltage. 
q, p        Phase node of frequency and level switching. 
fc             Control clock frequency.          
fe            Desired output frequency. 
fP            Frequency generated by DDS.   
fT            Frequency generated by conventional method. 
fr            Jitter frequency.     
fs            Switching frequency. 
fm           Modulation profile frequency.    
mf           Modulation index. 
·*            Ideal parameter.        
  ∆           Symbol of error and variation. 
·inf          Upper bound.     
·+, ·－      Ceiling and floor function. 
I.  INTRODUCTION 
OISE is a common problem in most motor drives and 
other electrical systems fed by the fixed-frequency pulse 
width modulation (FFPWM) inverter [1]-[6]. Severe noise 
causes problems, impacts the user experience and finally 
reduces the market competitiveness of products. Hence, the 
suppression of noise is an important question. Conventional 
noise can be divided into two categories: Mechanical and 
Electrical Noise (EMI). Mechanical noise has lower frequency 
and usually comes from the vibration of mechanical structures. 
Suitable teeth pairing, rotor design or reduction of 
electromagnetic exciting force can solve this problem [7]-[9]. 
Besides, EMI comes from the switching action of the power 
devices [10]. The high values of current surge di/dt and 
voltage variation dv/dt come from the switching actions are 
mainly responsible for the different mode (DM) noise and 
common mode (CM) noise respectively [11]. These noises 
interfere with the stability of other devices that share the 
common direct current (DC) bus, especially for those highly 
N 
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integrated systems like submarine system, satellite, and 
electric vehicle [11], [12]. In order to narrow down the 
pollution of EMI within an acceptable range, various 
electromagnetic compatibility (EMC) standards are 
established. Since the normal switching frequency of the 
motor drive inverter is comparatively slow, especially in high 
power rate system, the reduction of the conducted EMI is the 
focus in this paper. Moreover, due to the switching frequency 
of Si device in motor drive is usually lower than 20 kHz, thus, 
this noise from switching action of power device and the 
vibration caused by harmonic current are also acoustic. Fig. 1 
is one kind of the EMI test platform of a motor drive system 
[13]. The motor drive is fed by an AC power supply through a 
line impedance stabilization network (LISN). The parasitic 
capacitances between ground and different components of the 
motor drive system (heat sink, dc bus, device baseplate, cable, 
motor winding and etc.) build bridges for the flowing of CM 
current while DM noise propagates through the operation 
paths [14], [15]. Because the inductance of the motor is 
comparatively larger than stray capacitances, the impedance 
for di/dt is larger than dv/dt. In addition, part of the DM 
current is absorbed by the voltage regulated capacitor that 
parallel to the DC bus. Thus, CM noise is more serious than 
DM noise in motor drive [15], [16].  
About conducted EMI reduction, adding additional 
components such as busbar filter, LCL filter, capacitor bank, 
and etc., or improving the hardware design is the most direct 
solution [12], [15], [17]-[19]. However, the adjustment of 
structure and redesign of the hardware are both costly and not 
flexible enough. Among software solutions, the method based 
on Parseval theorem, which can weaken the peak-level of the 
spectrum (modulation gain) by spreading the dominant 
harmonic clusters, is called spread spectrum clock generation 
(SSCG) [20]-[23]. The spread spectrum based PWM 
techniques can be classified into four groups, including 
programmed PWM, periodic modulation, random modulation 
and chaotic modulation [24]-[26]. 1) Programmed PWM [27], 
[28]: achieving harmonic elimination or minimize by 
predetermined and optimized switching instances of generated 
square waveforms. However, its performance decreases when 
the number of harmonics becomes larger. 2) Periodic 
modulation [24], [26], [29]-[34]: adjusting the carrier 
frequency periodically, usually, triangular, sinusoidal and 
exponential modulation profile are preferred. 3) Random 
modulation [21], [35]-[42]: varying one or more gating signal 
parameters (switching frequency, pulse width and pulse 
position) randomly to spread the harmonic energy. 4) Chaotic 
modulation [13], [43], [44]: utilizing erratic and irregular 
chaotic signal generated by chaotic map or circuit to change 
switch signal. As an example, Fig. 2 shows the performance of 
the periodic modulation based spread frequency modulation, 
in which the narrowed and sharp harmonic clusters are 
attenuated effectively. 
Furthermore, spread spectrum methods can be classified 
according to whether switching frequency is changed or not. 
In those methods the switching frequency is variable, the 
carrier generation schemes can also be divided into two types. 
The first one is adding a voltage controlled oscillator into the 
control circuit, and changing the frequency of the carrier by 
tuning the hardware component parameters. Another one is 
based on the interrupt module of microchips like advanced 
RISC machines (ARM), digital signal processor (DSP), FPGA 
and etc. Its detailed carrier frequency adjustment process is: 
the controller writes next predetermined count period and 
interrupt trigger into control registers each time when the 
whole interrupt count period is finished. The second method is 
preferable, since no additional circuit is needed. However, in 
the conventional interrupt module, the response of control 
word of new switching frequency needs to wait for the 
accomplishment of last counting cycle. Thus, a delay exists 
and it also brings extra consideration and computational 
burden to the design of the frequency modulation profile. The 
difference between analog and digital carrier generator 
mention above is intuitively displayed in Fig. 3. 
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Fig. 1. The circuit schematic of a motor drive system. 
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Fig. 2. Spread bands of harmonics in modulated square signals. 
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Fig. 3. The comparison of digital and analog carrier generation processes. 
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In order to avoid the delay of the frequency control and 
make the whole process smoother, the implementation and 
disadvantage of the conventional carrier generation method 
are discussed in detail. Then, a brief introduction to the direct 
digital frequency synthesizer (DDS) theory [45], [46] is done. 
Based on DDS, a wait-free phase-continuous carrier frequency 
modulation strategy (WPCFM), easy to implement, is 
proposed. Comprehensive analysis about WPCFM, including 
quantization error, frequency jitter, phase delay and voltage 
distortion are presented, and design method for the control 
parameters are derived. Analysis shows that the WPCFM has 
a smaller delay and simpler than the conventional methods. 
Furthermore, as the FPGA has many advantages at high 
switching frequencies [47]-[50], a Zynq-7000 system-on-a-
chip (SoC) [51] based WPCFM implementation and control 
structure is presented in this paper. Finally, the effectiveness 
of WPCFM is verified by several sets of experiments where 
classical periodic carrier frequency modulations are applied. 
II. TRADITIONAL INTERRUPTION MECHANISM AND DDS 
STRATEGY 
In motor drives, the carrier and interrupts are related to the 
switching state of the power device and the sequential logic of 
the current control. Thus, the key point of the carrier 
frequency modulation is to guarantee no erroneous trigger and 
timing disorder of current loop control logic. In other words, 
the phase of the carrier need to be continuous during the 
modulation process and it is described in detail in the 
following discussion. In this section, two kinds of classical 
interruption mechanisms, real time modification and full 
period modification, are discussed. Besides, the DDS strategy 
is introduced in brief. 
A. Real Time Modification 
Most of the microchips have well-established interruption 
modules. In the case of timer interruption, each module has a 
timing counter, a counting threshold register and a phase 
trigger register. Each time the control clock arrives, the value 
of timing counter will be plus one or minus one. When the 
counting value reaches the phase trigger or threshold, an 
interruption happens and the timing counter is emptied. Hence, 
users can adjust the frequency and trigger easily by modifying 
the control words.   
Assuming that the timing counter is an N-bit register, the 
counting threshold is M, step length is 1, and the frequency of 
control clock is fc. Considering the Shannon theory and taking 
a sine signal as an example, the signal φT(t) which is generated 
by a classical method can be expressed as 
    1sin 2π   , 1 2NcT
f
t t M M
M
 
 
   
 
  (1) 
Furthermore, using the number of steps n to replace variable 
t. (1) can be rewritten as 
    1sin 2π =sin 2π   , 1 2NcT
c
f n n
n M M
M f M
 
   
     
  
  (2) 
On the basis of (2), the frequency adjustment process of real 
time modification is to modify the counting threshold and 
phase trigger as long as the new frequency instruction is 
generated, even if the last counting period is not finished. 
Although real time modification is fast enough, it might cause 
a phase discontinuity of the signal and spurious triggering of 
the interruption, which can be shown in Fig. 4. The 
predetermined phase triggers in Fig. 4 are 0.5π and 1.5π (they 
are arranged at the crest and trough of the sine wave). The 
frequency of carrier is changed directly at the dotted line. The 
red arrow is a spurious triggering of the interruption. 
B. Full Period Modification 
According to the analysis of real time modification, the 
reason of the phase discontinuity of the signal from real time 
modification is the modification of the control word that does 
not take the phase of current count state into consideration. 
Thus the full period modification in which the adjustment 
position is fixed at the end of the last counting period (the 
phase is zero) can solve this problem easily. In detail, if 
several instructions are happening during the waiting state, 
only the newest one is updated. To sum up, full period 
modification guarantees the continuous phase of the signal at 
the expense of the delay. The frequency switching progress 
and the waiting phenomenon of the full period modification 
are shown in Fig. 5. The instruction is written into the control 
register at the moment of the red dotted line. However, the 
new instruction can only be responded at the gray dotted line 
(the nearest point that its phase is zero). 
C. Digital Frequency Synthesizer 
The direct digital frequency synthesizer (DDS) strategy 
was proposed in 1971 and this method can achieve frequency 
synthesizing and adjust the frequency of signal on-line from 
the concept of phase. Nowadays, it is applied into radar, 
communications, electronic countermeasures, instruments and 
...
...
...
t
t
t
...
...
...
t
t
t
Carrier 
Phase
Carrier 
Counter
Interrupt 
Marker
(a) The high frequency switches 
to the low frequency
(b) The low frequency switches 
to the high frequency  
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other fields. Fig. 6 shows a schematic diagram of the classical 
DDS algorithm. A phase accumulator is used to count the 
frequency word and control the phase of the signal directly.  
Assuming the timing counter is an N-bit register with a step 
length of K(K∈N+), and the frequency of the control clock is fc. 
Considering the Shannon theory and taking the sine signal as 
an example, the signal φP(t) which is generated by the DDS 
can be expressed as 
    1sin 2π   , 1 2
2
N
P cN
K
t f t K K 
 
   
 
  (3) 
Furthermore, using the number of steps n to replace variable 
t, (3) can be rewritten as 
    1sin 2π =sin 2π   , 1 2
2 2
N
P cN N
c
K n K
n f n K K
f
 
   
     
  
  (4) 
According to (4), dislike real time modification and full 
period modification, the modification of K, instead of the 
threshold, is used to achieve the carrier and make the 
interruption. In addition, the trigger condition is also changed 
from reaching the phase trigger to crossing the phase trigger. 
Owing to those slight changes, a delay-free phase-continuous 
carrier frequency modulation becomes possible. In Fig. 7, the 
frequency switching process is given out. 
III. PERFORMANCE EVALUATION AND PARAMETER DESIGN 
According to the comparison above, the DDS can be a good 
candidate to generate the carrier for WPCFM. In order to 
assess the DDS comprehensively, analyses of the DDS 
including quantization error, frequency jitter, phase delay and 
voltage distortion are presented, and design formulas of the 
control parameters are given also. Furthermore, the design 
methods of the WPCFM control parameters are presented. 
A. Quantization Error 
Assuming that the DDS and full period modification (FPM) 
have the same N and fc, and the frequency of the desired 
output signal is fe (fe<fc/2). The control parameter K and M of 
the DDS and FPM can be calculated as  
 
1
2
2
1
     
2
N e
c
c
e
f
K
f
f
M
f
  
   
  

 
  
 
  (5) 
The integral function in (5) is the cause of the quantization 
error. Supposing K* and M* are the ideal parameters without 
quantization error, and the actual frequencies of the signals 
which are generated by DDS and FPM are fP and fT by 
considering the quantization error. The absolute errors ΔfP(fe) 
and ΔfT(fe) of fP and fT with the expected frequency fe can be 
given as  
 
 
*
1
11
*
1 1
2
1
2 2
2 2 2 2
1
 
2 2 2
1
2
1
                         
2 2
N Nc c c e e
P e e P N N N
c c
c c
N N
c c c c
T e e T c
e e
c c e
c
e e c e
f f f f f
f f f f K K
f f
f f
f f f f
f f f f f
M M f f
f f f
f
f f f f


 
 
        
 
  
    
            
    
    
             















  (6) 
According to (6), the upper bound functions of ΔfP(fe) and 
ΔfT(fe), which are ΔfPinf(fe) and ΔfTinf(fe), can be given as  
 
 
 
inf 1
2
inf
2
2
c
P e N
e
T e
c e
f
f f
f
f f
f f


 


 
 
  (7) 
Differentiating ΔfTinf(fe) on fe  
 
   
 
 
 
2
inf
2 2
d 2 2 4
d 2 2
T e e c e e e e c
e c e c e
f f f f f f f f f
f f f f f
    
 
 
  (8) 
As fe<fc/2 (based on Shannon sampling theorem), there has 
fe<4fc. Thus, according to (8), ΔfTinf(fe) is monotonically 
increasing in period of (0, fc/2). Considering ΔfPinf(fe) to be a 
constant and the cross over point of ΔfTinf(fe) and ΔfPinf(fe)  fec  
is positive，fec  can be expressed as  
 
4
2
1 2 1
   , 0
2 2
N
c
ec c ec ecN
f
f f f f


   
   
 
  (9) 
Considering any frequency within the modulation range, 
can be an expected frequency for system to response, if the 
lowest modulation frequency is larger than fec, ΔfPinf(fe) is 
better than ΔfTinf(fe). Assuming x = fec/ fc (0<x<0.5), the 
describing equation of the control parameter N can be 
expressed as  
 
4
2
1 2 1
2
N
ec
N
c
f
x
f


 
    (10) 
According to (10), N can be calculated as (because N is a 
positive integer, top integral function is used)  
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Fig. 6. The direct digital frequency synthesizer schematic diagram. 
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 2 2
2
log 1
x
N
x
  
   
  
  (11) 
Fig. 8 shows a the comparison ΔfTinf(fe) and ΔfPinf(fe) in the 
case of  fc=100 MHz, N=32. 
 
B. Quantization Error 
Because the interruption triggering condition of the DDS, in 
contrary to FPM, is the phase of the counter whether crosses 
the phase trigger or not, the frequency jitter might exist in the 
DDS-based carrier signal.  
Ideally, the steps required to complete each counting period 
R* can be expressed as  
 
* 2NR K   (12) 
Actually, considering the influence of the discrete counting, 
when the initial value is zero, the steps required to complete 
each counting period R+ can be expressed as  
 2NR K       (13) 
However, if R* is not an integer, the remaining margin will 
be accumulated to the next period, after each time the counting 
period is finished. Until these remaining numbers are 
accumulated to more than one complete step length, the steps 
required to complete each counting period R+ changes to R-, 
which can be expressed as  
 2NR K       (14) 
In Fig. 9, the counting threshold is 3, the length of step is 2. 
Because the margin exists, the blue counting period need 2 
steps, but 1 step is enough for red period. However, in general, 
1.5 step is needed for one counting period.  
Taking the frequency overlap effect [52], [53], the 
frequency of jitter fR can be calculated as  
 
 
   
   
* *
* *
      , , 0.5     
2
1  , 0.5, 1
2
cN
R k N
cN
K
R k f R k k
f
K
k R f R k k


  
 
     

  (15) 
Because there is a periodic or random change of the carrier 
frequency in SSCG, the frequency jitter in DDS is acceptable, 
especially when fe << fc. It is also worth mentioning that the 
frequency jitter is the reason for why DDS has lower 
frequency error upper bound than FPM. 
C. Phase Delay 
In motor drives, the adjustment of the carrier frequency 
changes the switching frequency of the power device and the 
modulation frequency of PWM. Usually, the zero order holder 
(ZOH) model is widely used to analyze the delay of PWM 
[50], [54]. Taking the dual sample dual update (DSDU) 
method into consideration [50], the actual delay constant is 
half of the switching period. The transfer function of ZOH 
Gh(s) can be given as (fs is the switching frequency) 
  
 
 2
1 2
1 1 sh
h s
s fsT
h
T f
e e
G s
s s


 
    (16) 
Substituting s=jω into (16) yields  
 
        
 
 
j 4 j 4 j 4
j 4
2 sin 41
j
2j 2 4
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According to (17), the phase of Gh(s) can be expressed as 
    j 4
π
2
sf
h
s
f
G s e
f

        (18) 
Assuming the initial carrier frequency of FFPWM is fm, the 
increased phase lag percentage ΔP of the system when the 
switching frequency reduced by Δf can be given as 
 
s
f
P
f f

 
 
  (19) 
According to (19), if the acceptable maximum phase lag 
increment is ΔPm, the lowest frequency fL during the 
modulation process can be calculated as  
 
1
s
L s
m
f
f f f
P
   
 
  (20) 
It is worth mentioning that a wider modulation range also 
means a better EMI reduction effect on the premise of 
unfolding of the frequency. Thus, there is a trade-off between 
stability and performance, and a moderate modulation range is 
recommended. 
D. Voltage Distortion 
The DDS algorithm is able to response to new instructions 
directly and ensure that the whole process is phase continuous. 
However, because the output voltage of the PWM method 
comes from the time domain integral, the frequency switching 
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Fig. 8. The error comparison between the direct digital frequency synthesizer 
and the full period modification. 
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Fig. 9. The frequency jitter of the direct digital frequency synthesizer. 
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Fig. 10. The voltage distortion caused by the PWM frequency modulation. 
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process leads to voltage distortion. In Fig. 10, a simple PWM 
model is built up to evaluate the voltage distortion in this part.  
In Fig. 10, q represents the phase node of the frequency 
switching and p is the phase node of level conversion (from 0 
to 1). Assuming the constraint of q and p can be given as 
 0 1q p     (21) 
Suppose that f1 and f2 to represent the carrier frequency 
before and after the switching respectively, T1=1/f1, T2=1/f2, 
and that only one time of frequency switching exists in each 
period. The expected average voltage UE and actual average 
voltage UR can be expressed as 
  
 
 
 
2 1
1 2 2 1 
1
1 1
1 1
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U p
p T p f
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qT q T q f q f
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  (22) 
Through observations, it can be seen that a maximum 
voltage distortion appears in the case of q = p. Assuming that 
f2=f1±Δf, the bound of actual average voltage URB can be 
given as 
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  (23) 
Also assuming that ΔUm(0<ΔUm<1) represents the 
acceptable maximum voltage distortion ΔUm, the constraint of 
Δf can be expressed as 
  
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1E RB m
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U U p U
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Based on (24), by discussing the case of frequency increase 
and reduction separately, the design equations of Δf can be 
given as 
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  (25) 
Using a reasonable scaling to eliminate the parameter p and 
assuming the modulation range of frequency to be [fL,fU], (25) 
can be rewritten as 
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By preserving a minimum constraint in (26), the finally 
constraint of Δf can be given as 
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  (27) 
The tuning of Δf based on (27) can limit the voltage 
distortion within a reasonable range and avoid excessive 
current fluctuation during the frequency switching process. 
IV. SOC-BASED WPCFM IMPLEMENTATION METHOD AND 
CONTROL STRUCTURES 
A. Algorithm Implementation 
The classical PI current control structure of the surface 
permanent magnet synchronous motor (SPMSM) can be 
shown as Fig. 11. According to sequential logic, the 
interruption of the algorithm can be divided into three groups 
as follows 
I. Feedback Measurement: Detecting the phase currents, bus 
voltage and rotor position.  
II. Coordinate Transformation and Current Controller: 
Dealing with feedback signal and obtaining voltage reference 
from PI controller. 
III. SVPWM: Calculating the switching time of the power 
device and update the registers twice each period. 
In the DSDU model, after updating the switching time in 
the control register, SVPWM generates six new phase triggers. 
Except the switching time, the phase triggers of other control 
interruptions are not changed. Since the adjustment of the 
switching time register only happens at the time when the half 
carrier is finished, no erroneous interruption exists during the 
whole process, which is one of the reasons that DDS can be 
applied into motor drives.  
Based on the aforementioned classification, the typical 
control sequence on triangular carrier is illustrated in Fig. 12. 
The red, blue and green arrows are correspond with the 
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Fig. 11. The current control framework of the surface permanent magnet synchronous motor. 
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interruption I, II and III in Fig. 11 respectively. Meanwhile, 
the gray and black arrows are the phase triggers of the switch 
device state reversal. Owing to the parallel operation mode of 
FPGA, the sampling of the current and voltage can be built as 
an independent module in order to simplify the control 
structure. Besides, the interruption phase of reading the rotor 
position need to take the communication delay of encoder into 
consideration. In this paper, a 2500 impulses/revolution 
incremental optical encoder is used in the experiment platform. 
The communication delay can be ignored. Thus, each time the 
interruption I happens, only a short clearance is needed for the 
measurement module to prepare the feedback signal for the 
next calculation. In interruption II, the coordinate 
transformations and current control can be finished within 40 
steps (control clocks). Because the frequency of the control 
clock is 100 MHz, the whole process needs 0.4 us. The phase 
margin of trigger can be calculated based on the upper limit of 
the predetermined modulation frequency. As for interruption 
III, actually, the switching time calculation can also be 
finished in the program of interruption II. Thus, the FPGA 
only needs to update the switching time register when 
interruption III happens and control the state of power device 
during half of the next carrier period. 
The generation of dead time has a phase margin problem 
either. There are two kinds of solutions. The first one is to 
give a conservative phase margin estimation of the dead time 
according to the upper limit of the predetermined modulation 
frequency like interruption II. However, an oversized dead 
time means a poor quality of the current and the extra torque 
ripple. Besides, the second method is to fix the step number of 
the dead time, which can be shown in Fig. 13. 
In Fig. 13, the turn off signal of the upper and lower switch 
is the original control signal, but there is fixed n steps delay in 
turn on action than initial signal. Hence, because the step 
number is related to the time length directly and it is fixed, 
whether the step length is changed or not, the delay time of 
dead time is fixed and the margin do not need to be too 
conservative. 
B. Control Structures and Controller Design 
The control structure of SoC-based (which integrates ARMs 
and FPGA into one chip) WPCFM motor drive is shown as 
Fig. 14. GASR(s) is the transfer function of speed controller. 
Gc(s) and Gm(s) represent the transfer function of the current 
loop and mechanical part respectively. The output of GASR(s) 
is the current reference in q-axis iqr, and it is calculated from 
the difference between the speed reference ωr and motor speed 
ω. The electromagnetic torque Te comes from the Gc(s) and it 
is used to drive motor. One ARM is responsible for speed loop 
control and the generation of frequency modulation instruction. 
In addition, the program in ARM is triggered by an external 
interrupt from the FPGA with a fixed frequency. Using this 
design, the traditional constant step length discrete control 
theory is still applicable for this control structure. Besides, the 
phase of the current and rotor position sampling is fixed in the 
carrier, which can guarantee the current vectors is precise and 
fully decoupled. Nevertheless, the controller in the ARM can 
also be triggered by the WPCFM. However, it needs to 
introduce a variable step length for applying discrete control 
theory and it increases programming burden. Thus, the 
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Fig. 12. The sequence diagram of the current control (The color of the interrupt marker is corresponding to the interruption in Fig. 11). 
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Fig. 13. The generation process of the dead time in a half-bridge in the 
inverter. 
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structure in Fig. 14 is finally adopted in the experiment of this 
paper. Owing to the WPCFM, only one parameter, the step 
length in carrier generation, is needed for adjusting the 
switching frequency. 
In addition, the classical PI structure based current and 
speed controller are selected for system dual closed-loop 
control. Based on the theory in [55], the transfer function of 
current controller GACR(s) and speed controller GASR(s) can be 
given as 
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in which Kcp and Kci represent the proportional and integral 
gain of current controller, while Ksp and Ksi are the 
proportional and integral gain of speed controller. 
Next, in the situation that the expected closed-loop 
bandwidth of current loop ωcc is much higher than that of 
speed loop ωsc, the PI parameters in (28) can be calculated as 
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in which L and R represent the phase inductance and phase 
resistance of the SPMSM respectively; KT is the torque 
constant and J is the moment of inertia. All of these values are 
constant and predetermined. 
Setting TACR and TASR as the sampling period of current 
loop and speed loop, and applying Tustin transformation to 
discretize the PI controller in (29), the equations of controller 
parameters in discrete model can be expressed as 
 
ACR
ACR
ACR ACR
ACR ACR
ASR ASR
ASR ASR
ASR ASR
= 1
2 2
2 2
=
2 2
= 1
2 10
2 2
=
2 10
cp ci
cpdis cp cc
ci
cidis
ci
sp si sc sc
spdis sp
T
si sc
sidis
si sc
K K T R
K K L T
L
K T RT
K
K T L RT
K K T J T
K K
K
K T T
K
K T T

 


  
    
 


 

       


  
  (30) 
in which Kcidis and Kcpdis are the integral and proportional gain 
of current controller in z-domain; Ksidis and Kspdis are the 
integral and proportional gain of speed controller in z-domain. 
Because the variation range of switching frequency is small 
(in most situation is from 9 kHz to 11 kHz) in this paper and 
the on-line adjustment of PI parameters increases the 
computing burden of FPGA, the parameters of PI current 
controller are fixed (setting fACR≡20 kHz, TACR≡5e-5 s). 
Besides, taking the anti-windup of PI controllers into 
consideration, the incremental structure is used in current 
controller while the integration weakening PI regulation 
strategy is applied in speed controller. 
V. EXPERIMENTAL RESULTS 
Fig. 15 shows the EMI experimental setup of WPCFM. The 
specifications of the motor are presented in Table I. An 
impedance stabilization network (LISN, R&S ENV216) is 
connected between the power source and the drive. 
Considering the switching frequency is relatively low (≤12 
kHz), the EMI signal from LISN is measured on a spectrum 
analyzer (Agilent N9320B) which is set to peak mode with a 
10 Hz resolution bandwidth (RBW). All instruments are 
placed on an earthed conductive plane and the structure is 
match with Fig. 1. In order to reduce Δf while keeping the 
modulation profile unchanged, the interruption frequency of 
ARM is raised to 10kHz (fASR) and the speed measurement 
method mentioned in [53] is used to improve the accuracy of 
speed feedback. The control chip is Xilinx Zynq series SoC, 
which integrates ARM (two Cortex-A9s but only one is used) 
and FPGA into one chip. The communication between ARM 
and FPGA is realized by advanced eXtensible interface (AXI) 
bus inside SoC. In addition, the random access memory (RAM) 
of Zynq is extended to 1 GB by adding external memory chip 
to record experiment data. In the experimental of WPCFM 
with periodic triangular wave, the fc of FFPWM and WPCFM 
are both 100 MHz. The carrier frequency of FFPWM (equal to 
switching frequency fs) is fixed as 10 kHz. The counting 
register of WPCFM is 32-bit. For verifying the effectiveness 
WPCFM
GASR(s) Gc(s) Gm(s)
ωTeiqrωr
fACR
+
-
Fixed Frequency Variable Frequency
ARM FPGA
 
Fig. 14. The wait-free phase-continuous carrier frequency modulation strategy 
based control structure. 
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Fig. 15. Experimental setup. 
TABLE I: MAIN PARAMETERS OF 750W SPMSM  
Parameter Value 
Motor Power 750 W 
Nominal Motor Torque 2.39 N∙m 
 Nominal Motor Speed 
Nominal Current 
Phase Inductance 
Phase Resistance 
Poles 
Motor Inertia 
3000 rpm 
3 A 
3.9e-3 H 
2.88 Ω 
4 
1.82 × 10-4 kg·m2 
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of the control structure in Fig. 14, the experiment drive system 
is working in the speed control mode with speed reference is 
1000 rpm. Besides, three top and bottom insulated gate bipolar 
transistors (IGBTs) are switching on or off simultaneously 
around 50% duty ratio [15], [24] to maximized the conducted 
EMI by making motor work in no-load state. 
A. EMI Reduction 
Fig. 16 and Fig. 17 are the performances of triangular and 
sinusoidal modulation profile based on WPCFM algorithm. 
The spectrum from 9 kHz to 150 kHz is recorded in Fig. 16 (a) 
and Fig. 17 (a), while only the data from 9 kHz to 50 kHz is 
shown in others. Δfs is the peak deviation of the switching 
frequency and fm is the frequency of modulation profile. mf (= 
Δfs / fm) is the modulation index. Using the 3rd harmonic of 
the 10 kHz central frequency as a symbol, its amplitude 
decreases with the increases of triangular and sinusoidal 
profile modulation index. Fig. 16 (b) and Fig. 17 (b) have the 
largest mf and the most obvious attenuation of the conducted 
EMI harmonic peak (triangular: 15.68 dBm, sinusoidal: 14.92 
dBm), but the overlap (which has been shown in Fig. 2) is 
appear earlier. In general, compared with sinusoidal profile, 
triangular profile has better spread spectrum performance. 
Overall, the dominant EMI clusters in power spectral density 
(PSD) of WPCFM based periodical spread spectrum 
frequency modulation (SSFM) are spread effectively which 
coincides with the spread spectrum theory and also proves 
WPCFM is a qualified carrier for SSFM. 
B. Harmonic Currents Suppression 
Because the switching frequency of motor drive inverter is 
smaller than 20 kHz, the noise caused by switching action and 
harmonic currents is also acoustic. The harmonic clusters in 
phase current can also be a reference value to judge the 
performance of SSFM [35], [56]. In this part of experiment, 
the phase current is recorded by an oscilloscope 
(YOKOGAWA, DLM2054) with 1.25 MHz sampling 
frequency, and analyzed offline by its software kit Xviewer. In 
addition, the triangular and sinusoidal profile modulation have 
the same constant Δfs (=1 kHz) and fm (=100 Hz).The PSD 
results of phase currents under different modulation schemes 
are shown in Fig. 18. For example, the 2nd harmonic of the 10 
kHz central frequency decreases from -22.74 dB 
(unmodulated) to -35.51 dB (triangular profile) and -33.80 dB 
(sinusoidal profile) remarkably. The outline envelops of the 
current spectrum are also in accordance with the periodical 
SSFM. Overall, the measured current spectrum shows similar 
results with the previous EMI reduction experiments.  
C. Closed-Loop Control Performance 
In order to evaluate the speed control performance of the 
system with WPCFM control structure, in Fig. 19, the speed 
step response in time domain is recorded. The speed and 
(a) Δfs =1 kHz, fm =100 Hz. (b) Δfs =2 kHz, fm =50 Hz. (c) Δfs =1 kHz, fm =100 Hz. (d) Δfs =500 Hz, fm =200 Hz.
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Fig. 16. The performance of the WPCFM based triangular spread spectrum frequency modulation. 
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Fig. 17. The performance of the WPCFM based sinusoidal spread spectrum frequency modulation. 
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Fig. 18. PSD results of phase currents under different modulation schemes. 
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current feedback of system with different modulation profile is 
shown in Fig. 19 (a), the Δfs and fm of triangular and 
sinusoidal profile is also fixed as 1 kHz and 100 Hz 
respectively. The rise time of three kinds of modulation 
schemes is almost same, but the overshoot is larger after 
SSFM is adopted, especially under the sinusoidal profile 
modulation (nearly 15 rpm). The steady state fluctuation of 
sinusoidal profile (≤4 rpm) is larger than that of triangular 
profile (≤2.5 rpm) either, but the speed fluctuation frequency 
of this two kind of periodical SSFM is same (=100 Hz = fm). 
Similar phenomenon is also exist in the q-axis current 
waveform. In Fig. 19 (b), the comparison results under 
different control parameters are given out. Although a larger 
modulation index mf commonly means better EMI reduction 
performance, the current and speed ripple also increase with 
the increase of mf. There is an unavoidable trade-off between 
EMI reduction and a smooth output. Considering the EMI 
attenuation function with mf is nonlinear [24], usually, a 
moderate mf is preferred. Especially, in motor drive system, 
apart from current ripple, speed ripple is another important or 
even more priority index. Fortunately, the moment inertia of 
system can be regard as a self-equipped filter to damp the 
ripple impact caused by current to motor speed. According to 
Fig. 19 (b), the ripple frequency of current is equal to the 
frequency of modulation profile fm. More detailed, the root 
mean square (RMS) value of motor speed error under same mf 
but different fm is recorded in Table II. Considering motor has 
to equip with additional load inertia in most industrial 
applications, a set of comparison experimental results that 
under larger inertia is also given out (Jm is the inertia of motor 
itself). According to Table II, when mf is fixed, the RMS of 
speed ripple decreases with the increase of inertia and fm. It 
means, when inertia and mf are fixed, the higher fm can 
degrade the impact from the current ripple caused by SSFM 
and achieve smoother speed control performance.  
To sum up, in the system with periodical SSFM, although 
the speed fluctuation is increased, the variation range is still 
acceptable. In order to avoid sharp current fluctuation, a 
moderate modulation index mf (10<mf<20) is recommended. 
Moreover, because the fluctuation frequency is equal to fm, 
this disturbance can be absorbed by the inertia of system 
gradually when fm becomes higher. Hence, when mf is fixed, a 
higher fm can reduce the ripple of motor speed. It also means 
that the WPCFM based SSFM is more suitable for wide band 
gap (WBG) motor drive systems (which can achieve higher fs 
and fm, but have more serious EMI pollution). Due to 
limitation of experiment platform, the verification of the 
proposed method on WBG devices (the platform is still being 
set up in our lab) will be our future focus. 
D. Comparison of Wait and Wait-Free Algorithms 
Owing to the redesign of carrier generation mode, the 
switching frequency adjustment order from SSFM can be 
executed without any delay using WPCFM. Compared with 
the wait algorithm, this wait-free method mainly has two 
advantages.  
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Fig. 19. The speed step response of the system with the WPCFM control structure. 
TABLE II: RMS VALUE OF THE MOTOR SPEED ERROR 
Inertia Ratio J / Jm Δfs = 500 Hz, fm = 50 Hz Δfs = 1000 Hz, fm = 100 Hz Δfs = 1500 Hz, fm = 150 Hz 
1.00 1.902 rpm 1.854 rpm 1.554 rpm 
3.84 0.644 rpm 0.571 rpm 0.538 rpm 
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1) No frequency loss and accumulation: In Fig. 20, the 
frequency order update progress of the conventional wait 
method is simulated and the actuation time of different 
frequency orders during half of the triangular modulation 
period is recorded (fc = 100 MHz, Δfs = 1 kHz, fs = 10 kHz, 
and fm = 100 Hz). More detailed, the frequency order 
calculation frequency is 10 kHz and the order only can be 
updated at the beginning of each switching period. According 
to Fig. 20, due to the asynchrony between frequency order 
calculation and update, some orders are unable to be executed 
(frequency loss), and some orders are executed twice 
(frequency accumulation) probability during half of the 
modulation period. Although the switching frequency of 
conventional method is evenly distributed within a long time 
scale, the partial nouniform distribution still exists in some 
situations. As for wait-free algorithm, this problem is 
avoidable because the new frequency order can be executed 
immediately.  
2) More feasible: After adding several order update 
judgement conditions and buffer registers, WPCFM can 
conveniently realize the switching between wait and wait-free 
mode. Moreover, users can randomly choose specific phase 
nodes on carrier wave to adjust the switching frequency. It 
means WPCFM is a more feasible algorithm. In additional, not 
only for EMI reduction, this DDS-based carrier frequency 
modulation strategy can also be used in other applications, like 
synchronous modulation, in which a larger range of on-line 
switching frequency adjustment is needed.  
In Fig. 21, several comparison experiment results of wait 
and wait-free algorithms are given out. The Δfs and fm of wait 
and wait-free algorithms are fixed as 1 kHz and 100 Hz 
respectively, and the speed command of motor is 1000 rpm 
without any additional load inertia. The EMI reduction effects 
of wait and wait-free algorithms recorded by the spectrum 
analyzer are almost the same. Because within a long time scale, 
wait method can also achieve uniform distribution of 
switching frequency. Both wait and wait-free methods can 
spread the dominant clusters in frequency spectrum 
successfully. As for the current ripple of q-axis in Fig. 21 (b), 
due to the voltage distortion caused by WPCFM (which have 
been discussed in Section. III), the fluctuation of wait-free 
method is slightly increased.  
Overall, the proposed wait-free algorithm is more feasible 
and easy-implemented, but it has relatively larger current 
ripple than conventional method as a trade-off. 
VI. CONCLUSION 
In this paper, with the goal to reduce the delay of 
conventional variable carrier frequency SSCG, a DDS-based 
carrier generation method in a FPGA is adopted to replace the 
conventional interruption method in the microchip. The 
quantization error, frequency jitter, phase delay and voltage 
distortion of this strategy are modeled and analyzed 
comprehensively. Results show that the DDS-based carrier 
generation method can guarantee the phase continuity of 
waveform and no wait state is needed to update the instruction. 
In addition, this wait-free algorithm is more feasible and can 
be adjusted expediently according to the users’ demands. 
Therefore, this paper has proposed an all-digital wait-free 
phase-continuous carrier frequency modulation strategy 
through reasonable current control logic and dead zone design. 
Besides, easily achieved algorithm and control structure are 
presented based on a SoC platform. The effectiveness of 
WPCFM is verified in several sets of experiments. Results 
prove that WPCFM is a qualified carrier for SSFM. To apply 
WPCFM to a wide band gap platform to fully demonstrate its 
advantages in higher switching frequency motor drive is the 
focus of future work. 
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